

## Advanced Computer Architecture VTU CBCS Question Paper Set 2018



Ultimate Guide to Score High In VTU Exams eBook ₹39/-

Guide to Score High in ANY VTU EXAM eBOOK

Download Now

pages.	$\mathbf{m}$ eg, $42+8=50$ , will be treated as malpractice.
	% .≪
g bị	= 5
inin	12+8
rema	ten eg, 42
lines on the rer	tte
s on	¥
	ions
ross	ğ
y draw diagonal cross	ore/
ago	and
ĕ	ator
dra	ᇛ
~	>
;=`	to ev
;=`	peal to ev
;=`	1, appeal to ev
ers, compulsoril	ation, appeal to ev
;=`	tification, appeal to ev
answers, compulsoril	identification, appeal to ev-
answers, compulsoril	g of identification, appeal to ev
pleting your answers, compulsorily	ealing of identification, appeal to ev
pleting your answers, compulsorily	revealing of identification, appeal to ev
answers, compulsoril	hay revealing of identification, appeal to ev
pleting your answers, compulsorily	2 Any revealing of identification, appeal to ev
e : X On completing your answers, compulsoril	2 may revealing of identification, appeal to ev
e : X On completing your answers, compulsoril	2 Any revealing of identification, appeal to ev
pleting your answers, compulsorily	2. Any revealing of identification, appeal to ev

		,	 	 		.—
l	l				ļ	i
				1		
l				1		ļ

## Seventh Semester B.E. Degree Examination, Dec. 2013/Jan. 2014

Advanced Computer Architecture Time: 3 hrs.

Note: Answer FIVE full questions, selecting atleast TWO questions from each part.

## PART - A

- explain four important technologies which have led to the improvements in 1
  - Give a brief explanation about trends in power in integrated circuits and cost. (10 Marks)
- With a neat diagram, explain the classic five stage pipeline for a RISC processor. (10 Marks) 2
  - What are the major hurdles of pipelining? Illustrate the branch hazards, in detail. (10 Marks) b.
- 3 Mention the techniques used to reduce branch costs. Explain static and dynamic branch prediction used for same. (08 Marks)
  - What are data dependencies? Mention the different types of data dependencies. Explain name dependences, with example. (06 Marks)
  - c. What is correlating predictors? Explain with example.

(06 Marks)

- Explain the basic VLIW approach for exploiting ILP, using multiple issues. (08 Marks)
  - What are the key issues in implementing advanced speculation techniques? Explain in detail. (08 Marks)
  - c. Write a note on value predictors. (04 Marks)

## PART - B

5

(08 Marks)

- With a next diagram, explain the basic structure of a centralized distributed shared memory multipresses. shared memory and distributed shared memory multiprocessor. (06 Marks)
- Explain snooping with respect to cache coherence protocol.

- Assume we have a computer where CPI is 1.0 when all memory accesses hit in the cache. 6 The only data accesses are loads and stores, and these total 50% of the instructions. If the miss penalty is 25 cycles and miss rate is 2% how much faster would be computer if all instructions were cache hits? (08 Marks)
  - Briefly explain four basic cache optimization methods.

(12 Marks)

- Which are the major categories of advanced optimizations of cache performance? Explain any one in detail. (10 Marks)
  - b. Explain in detail, the architecture support for protecting processes from each other via virtual memory. (10 Marks)
- Explain detecting and enhancing loop level parallelism for VLIW. 8 (06 Marks)
  - Explain intel IA 64 architecture, with a neat diagram. b. (06 Marks)
  - Explain hardware support for exposing parallelism for VLIW and EPIC. (08 Marks